In this contribution, we report on the effect of pentacene thickness and temperature on the performance of top gate transistors. We first investigated the temperature dependence of the transport properties in the temperature range of 258 K -353 K. The electrical characteristics showed that the threshold voltage (V T ) and the onset voltage (V on ) remain unchanged. However, the subthreshold current (I off ), the on-current (I on ) and the field effect mobility (µ) are highly affected with a slight deterioration of subthreshold slope. We observed Arrhenius-like behavior suggesting a thermally activated mobility with an activation energy E A = 68 meV. Moreover the dependence of the charge carrier mobility on the organic semiconductor thickness has also been studied. The mobility decreased as the pentacene thickness increases whereas the threshold voltage and I off current remain minimally affected. In order to understand the transport properties and in view to put in light morphology peculiarities of pentacene, AFM images were performed. It turns out that the pentacene grain sizes are smaller and disorganized as the film thickness increases, and charge carriers are more prone to be trapped, leading to decrease the field effect mobility and the I on current. The devices were also tested under bias stress and the transistors with low thicknesses exhibited a relatively good electrical stability compared to those with high pentacene thicknesses. This work points out the influence of temperature, semiconductor thickness and bias stress effect on the device performance and stability of transistor using top gate configuration.
Parylene

Introduction
In the last decades, organic electronic devices have received increasing interests. This is because they can be manufactured in large area, flexible substrates and low cost processing techniques. Thereby, a wide variety of related devices, like sensors, memories, flat display driving and RFIDs [1] - [6] based on organic semiconductor, have been experimentally demonstrated. The performance of organic field-effect transistors (OFETs) is becoming comparable to that of conventional amorphous silicon (Si) thin-film transistors so that they are currently being seriously considered for practical applications. In spite of the discovery of large number of organic semiconductor materials, pentacene is a prominent candidate for the active semiconducting layer in organic thin film transistors and it is one of the most promising candidates for industrial applications since Field-effect mobilities greater than 1 cm 2 •V −1
•s −1 have been reported by many research groups [7] [8] [9] .
Most applications using OFET are based on bottom gate devices in which the organic semiconductor is classically deposited onto the gate dielectric. So far, top gated devices are much less developed although some applications require this configuration. For instance, top gate device is more suitable for biosensor working in liquid media where the (bio) chemical species in solution to be detected interact directly with the gate dielectric of the transistor. The realization of top gate OTFT faces a technological challenge, i.e., a noninvasive deposition of the gate dielectric. As organic transistors work in the accumulation regime, the conducting channel is very thin and the quality of the interface between the dielectric and the organic semiconductor needs to be controlled. On one side, depositions of inorganic dielectrics, usually including plasma, high temperatures or oxygen atmosphere, are detrimental to the organic active layer; while on the other side, polymeric dielectrics are often deposited via a liquid process where the solvent degrades the organic active layer in number of cases. Thus a specific care must be taken to avoid any damage to the sensitive underlying organic semiconductor and subsequent devices degradation. Several studies using top gate configuration have been reported such as dielectric lamination [10] , parylene dielectric [11] [12] and inorganic material depositions [13] , and CYTOP dielectric [14] [15], and so on.
An important factor influencing the transistor performances is probably the organic semiconductor growth. The quality of the layer and semiconductor growth enables to understand charge transport mainly expressed by the charge carrier mobility. Semiconductor active layer thickness is highly related to transistor performances as observed in several studies [16] - [23] . However most of these studies are based on Bottom gate configuration and very few investigations were performed in the so-called top gate configuration [24] [25] in which the
channel is located on the top of the semiconductor. In this configuration the last pentacene monolayers are playing an important role for charge transport as the channel conduction is close to the interface pentacene (the last monolayers)/ dielectric.
Besides, temperature is one of the fundamental physical parameters affecting several electronic devices. Variable-temperature studies of field effect transistor have been used to characterize charge transport mechanisms, and generally reveal thermally activated charge transport, with activation energies on the order of tens to hundreds of millielectronvolts [26] . The charge transport in OTFTs is still not well understood, even though there have recently been several models reported to explain the mechanism such as the multiple trapping and release [27] and variable range hopping [28] .
In this work we investigate the effects of temperature dependence of electrical parameters as well the influence of pentacene thickness including gate bias stress in organic transistor using parylene-C as gate dielectric in top gate configuration.
Experimental Procedure
Nearly all plastic devices were processed on 125 µm thick kapton substrate which has been planarized by 3 µm thick benzocyclobutene photoresist layer (Cyclotene from Dow Chemical). 
where I D,sat is drain current in the saturation regime, W/L is the width to length ratio, C is the capacitance per unit area, V G the gate voltage and V T the threshold voltage.
The morphology of the pentacene thin films was studied in an Amplitude
Modulation mode Atomic Force Microscopy (AM-AFM) using the AFM Solver P-7, "stand alone" Smena-B (NT-MDT, Russia), with typical spring constant k of 22 N/m and tip radius of 10 nm. This mode was shown to be more appropriate than the contact mode to image soft materials such as polymers, functionalized surface and biological objects, in air. 
Results and Discussion
Temperature Dependence
The temperature dependence of the transport properties was investigated in the for 258 K and 353 K. The increase of the I off current is only partially compensated by the increase of the I on current and we also observe a slight decrease of the I on /I off ratio as T increases. The I on current at final temperature measurement was found to be four times higher than that at initial temperature. The drain current increase with temperature was expected in polycrystalline material where conduction is based on variable range hopping. Similarly, the I off current increase by nearly one order of magnitude from 258 K to 353 K. Structural changes in pentacene consecutive to annealing at a temperature higher than the deposition temperature could be suspected. A similar behavior was observed by Jung et al. [30] ; the temperature increase enhances pentacene oxidation. The high electronegativity of oxygen compared to carbon and hydrogen atoms leads to modify the molecular chain and organic semiconductor doping, as consequence we observe an increase of conductivity. Infrared spectroscopy measurements showed that the pentacene layer was strongly oxidized since the temperature increased, giving rise to aldehyde and carboxylic acid formation [31] . The threshold voltage (Figure 3(b) ) was determined in the linear regime for each 
Thickness Dependence
It is well known in the OFET devices, the conductive active channel is located is very sensitive to the molecular ordering and grain boundaries, the larger grain size of pentacene will result in higher field-effect mobility [42] . This is confirmed by our experimental results which show that the highest mobility corresponds to films with the largest grains (30 nm pentacene thick in our case). [47] . In the present study, the presence of numerous grain boundaries in 100 nm and 60 nm thin films are suitable to water molecules diffusion until the interface with the dielectric layer could be responsible to the high current decrease. The orientation of water dipoles after electric field application changes the local polarization of the organic semiconductor monolayers, creating trap states in the band gap [48] .
These traps may be attributed to states above the HOMO level (donor-like) which decrease the mobile charge density. On the contrary, transistor with 30 nm thick pentacene beneficiates of large grains sizes which reduce the impurity penetration and their diffusion through the pentacene active layer to the interface with the parylene dielectric.
Conclusion
Our studies bring light on the role of temperature and pentacene microstructure in top gate transistor. We have investigated the influence of temperature and organic semiconductor thickness on the electrical parameters. Our findings revealed that in the temperature range of 258 K -353 K the field effect mobility is thermally activated with activation energy close to 68 meV. No threshold voltage change has been recorded, however, in the subthreshold regime the I off current increased and the subthreshold slopes are slightly degraded, a sign of interface deterioration. Thickness dependent studies on pentacene top gate transistor exhibited that the best electrical performances are obtained with low pentacene thickness in the range of 30 nm -100 nm. These results were correlated to AFM images which revealed large grain sizes and well-organized structure at lower thicknesses, moreover the associated device remains relatively stable under gate bias stress compared to that using thicker pentacene confirming less charge trapping for a low pentacene thickness.
